Abstract: This letter presents the development of a technique which utilises a "Multi-Objective" Genetic Algorithm for the structural synthesis of combinational VLSI circuits by utilising one or more cell-based design libraries. Throughout the genetic evaluation circuits are sought which are optimal with regared to different criteria at various levels within the design hierarchy. The Genetic Algorithm succeeds in manipulating a highly complex solution space of circuit structures and provides solutions in a relatively small number of generations. The structural cell based GA implemented, the circuit synthesised, and the results obtained have not been reported in the literature so far.
Introduction: Genetic Algorithms [1] (GAs) have been applied to various aspects of the digital VLSI design area. Examples include cell placement [2] , channel routing [3] , test pattern generation [4] and design for test [5] , and VLSI-based signal processing [6] . However, the use of genetic algorithms for higher level structural VLSI design synthesis has been for severely restricted forms of structure [7] . The need for this restriction arises mainly from the complexity of the solution space which grows exponentially with the number of parameters to be optimised. Such a solution space is exemplified in the case of a GA which manipulates typical VLSI cell libraries which incorporate hundreds of cells with different attributes. The increase in complexity of current VLSI circuits has to led a subsequent increase in the design effort required by the VLSI system designer who has consider aspects at various levels throughout the design hierarchy. For this reason, it is particularly desirable if attributes at different levels in the design hierarchy are considered by the GA. Examples are where a GA considers attributes such as individual gate delays, their constituent transistor parameters, and the length of the interconnections in the circuit and their fan-in/fan-out. This paper reports on a GA which overcomes the restrictions of the work carried out to date in the field of structural design synthesis. The developed GA can synthesise an unrestricted range of circuits using a multiple-constrained fitness function, which considers aspects at different levels over the design hierarchy, and can deal with multi-input/multi-output circuits.
Implementation:
The GA is implemented specifically to suit the structural design synthesis problem. For example, the chromosome representation in figure 1., is designed to incorporate individual library cells and their attributes (e.g., inputs and outputs) in a manner which can incorporate circuits of any size. The representation used is compatible with the extracted circuit representation used by the majority of CAD tools (such as Cadence, Mentors, Plessy, and ES2) which provides the added flexibility of integration with such tools and hence being a valuable tool to the VLSI circuit designer who is facing increasingly challenging tasks such as designing for low-power, area, speed, etc. In addition, the genetic operators [1] are specifically designed to take the circuit aspects of the structural design into consideration. Our representation and the specifically developed genetic operators where crucial to the flexibility of our genetic algorithm and its superiority over previously implemented ones.
The GA utilises a given design cell library in the structural design of a multi-input/multi-output logic function. This is done by exercising complete freedom with the design cells and using a multi-constrained fitness function which aims to optimise hardware aspects such as speed, area in addition to that of achieving the correct logic function(s). The GA continuously references one or more design cell libraries throughout its genetic evolution as the chromosomes are processed for fitness calculation. In this case this will include information such as delay, parameters, area etc. The use of the design library within a multiconstrained fitness frame work is illustrated in figure 1 . The most distinct feature of the genetic system is the multi-objective fitness evaluation section. The target logic function, which is to be structurally synthesised, is processed by this section in order to obtain an optimum set of input/output patterns which can test the functionality of each prospective circuit structure, i.e. a chromosome. A special circuit construction function is used to encode the chromosome and put it in a form where it could be analysed for aspects such as connectivity and redundancy. The patterns, above, are then used to evaluate the functionality of the constructed circuit through a sequence of operations which involve propagating logic values through different paths in the circuit and backtracking when necessary. This is especially true for the cases of multi-output circuits and/or where the circuit includes some unused redundancy. The functional fitness section will award a score depending on the degree to which the target logic function is satisfied. A score is also awarded for the delay by tracing the gates in the critical path of the circuit. In addition, a score is awarded for the physical size of the circuit, by the area fitness, through a count of the number of gates and the scan of their corresponding cell area from the library. Finally, the functional, delay, and area fitness scores are processed through a weighting function, which considers their relative significance and produces a single global score representing the final fitness. Currently, this produce a weighted sum of all the sub-fitness. The above fitness frame work can accommodate additional sub-fitness functions for considering other aspects in a given circuit.
Fig.1 Multi-objective & circuit fitness evaluation
Result & discussion: We demonstrate the technique by using the n-input adder and parity checker an example problems [7] . Figure 2 illustrate the performance of GA with one of circuit. The each case the GA performance demonstrated is the average of 6 runs. The results demonstrate a steady improvement in circuit design solutions evolved by the GA until a generation is reached in which at least one member satisfies all delay, area , functionality specifications. The number of generations required is typically 60-65 which is relatively small considering the size of the solution space. The GAs used manipulate a number of device libraries each contain approximately 100 cells each of which are different in terms of delay and area, although, some of these cells may perform the same functionality.
Fig.2 GA Performance with different circuits
Our result indicate some discontinuity, (sharp rise and fall) in the genetic evolution. This is due to the nature of structural synthesis problem in which a mere single incorrect interconnection or wrong type of gate many provide a completely incorrect logic function. The functionality fitness being the most heavily weighted function. Figure 3 illustrates the profile of the delay, output, area and overall fitness during genetic evolution for a four input parity checker.
Fig.3 Overall And two-fitness performances with a parity circuit

Conclusion:
The results obtained using the genetic algorithm indicate a great degree of flexibility in coping with special purpose arithmetic circuits, such as parity check circuit and advanced adders, in addition to those general purpose purely combinational circuits, such as decoders and multiplexers. In all of the cases the evolved populations of solutions provide a group of differing circuit designs, all of which satisfy the specified logic functions. The solutions fully utilise the abundance of cells in the design library.
The above flexibility, the complexity of circuits implemented, and the speed of convergence has not been reported in any published work to date.
